

UNITED STATES PATENT AND TRADEMARK OFFICE
DOCUMENT CLASSIFICATION BARCODE SHEET



CATEGORY:

CLEARED

00017740-122138

ADDRESS
CONTACT IF FOUND:

IN THE U.S. PATENT AND TRADEMARK OFFICE
Patent Application Transmittal LetterP
ASSISTANT COMMISSIONER FOR PATENTS
Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 CFR 1.53(b) is a(n): Utility Design
 original patent application,
 continuation-in-part application

12/21/98
0605262774012/21/98
06052627740

INVENTOR(S): Min Cao et al

TITLE: Local Oxidation Of A Sidewall Sealed Shallow Trench For Providing Isolation Between
Devices Of A Substrate

Enclosed are:

The Declaration and Power of Attorney. signed unsigned or partially signed
 5 sheets of drawings (one set)
 Information Disclosure Statement and Form PTO-1449 Associate Power of Attorney
 Priority document(s) (Other) _____ (fee \$ _____)

CLAIMS AS FILED BY OTHER THAN A SMALL ENTITY				
(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) TOTALS
TOTAL CLAIMS	9 — 20	0	X \$ 18	\$ 0
INDEPENDENT CLAIMS	3 — 3	0	X \$ 78	\$ 0
ANY MULTIPLE DEPENDENT CLAIMS	0		\$ 260	\$ 0
BASIC FEE: Design (\$310.00); Utility (\$760.00)				\$ 760
TOTAL FILING FEE				\$ 760
OTHER FEES				\$
TOTAL CHARGES TO DEPOSIT ACCOUNT				\$ 760

Charge \$ 760 to Deposit Account 08-2025. At any time during the pendency of this application, please charge any fees required or credit any over payment to Deposit Account 08-2025 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 08-2025 under 37 CFR 1.16, 1.17, 1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

"Express Mail" label no. EM 155 891 295 USDate of Deposit December 21, 1998

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231.

By Nelia T. de Guzman

Typed Name: Nelia T. de Guzman

Respectfully submitted,

Min Cao et al

By Brian R. Short

Brian R. Short

Attorney/Agent for Applicant(s)
Reg. No. 41,309Date: 12/21/98

Telephone No.: (650) 857-6021

LOCAL OXIDATION OF A SIDEWALL SEALED SHALLOW TRENCH FOR PROVIDING ISOLATION BETWEEN DEVICES OF A SUBSTRATE

FIELD OF INVENTION

This invention relates generally to semiconductor device isolation. In particular, it relates to local oxidation of a sidewall sealed shallow trench for providing isolation between devices formed in a substrate.

BACKGROUND

Integrated circuits include substrates which generally include active devices formed in proximity to each other. Increasing the density of active devices included on a substrate requires the active devices to be formed more closely to each other. If the active devices are too close to each other, the active devices can electrically connect to each other. Alternatively, signals from one active device can couple to a neighboring active device. This coupling or crosstalk can degrade the performance of the active devices. Therefore, typically some type of isolation structure must be formed between active devices to prevent the active devices from being electrically connected and to prevent coupling of signals between the active devices.

Figure 1 shows a first type of isolation structure 8 typically used to isolate active devices of a substrate 10. The isolation structure 8 shown in Figure 1 is formed using a local oxidation of silicon (LOCOS) technique. LOCOS isolation structures include the surface of an active semiconductor substrate 10 being oxidized between active device regions 12, 14 of the semiconductor substrate 10 surface to help prevent electronic interactions between adjacent active device regions 12, 14.

The effectiveness of LOCOS isolation structures degrades significantly as the active device regions 12, 14 become closer together due to parasitic currents that can develop between adjacent devices 12, 14 beneath the LOCOS structures. Additionally, the LOCOS isolation structure 8 is too wide to allow the active device regions 12, 14 to be formed too close to each other.

Figure 2 shows a second type of isolation structure typically used to isolate active device regions 24, 26 of a substrate 20. The isolation structure shown in Figure 2 is formed by etching a trench 22 in a silicon substrate 20 between the active device regions 24, 26, and filling the trench 22 with an isolation material such as silicon oxide. Generally, the deeper the trench 22, the greater the isolation between the active device regions 24, 26. Generally, the narrower the trench 22, the closer the active device regions 24, 26 can be with respect to each other. However, if the trench 22 is deep and narrow, the trench 22 can be very difficult to form. That is, deep narrow trenches can be difficult to properly fill with an isolation material.

It is desirable to have a substrate isolation structure which allows active device regions of the substrate to be formed close to each other while still maintaining isolation between the active device regions. It is desirable that the substrate isolation structure provide more isolation between the active device regions than LOCOS isolation and trench isolation structures.

5

SUMMARY OF THE INVENTION

The present invention is an substrate isolation method and structure which allows active device regions of the substrate to be formed close to each other while still maintaining isolation between the active device regions. The substrate isolation structure provides more isolation between the active device regions than LOCOS isolation and trench isolation structures.

010
015
020
025
030
035
040
045
050
055
060
065
070
075
080
085
090
095
100

A first embodiment of this invention includes semiconductor isolation structure. The semiconductor isolation structure includes a substrate. A first device and a second device are formed within the substrate. An isolation region is formed within the substrate between the first device and the second device. The isolation region includes a deep region which extends into the substrate. The deep region includes a deep region cross-sectional area. A shallow region extends to the surface of the substrate. The shallow region includes a shallow region cross-sectional area. The deep region cross-sectional area is greater than the shallow region cross-sectional area.

20

A second embodiment includes a semiconductor isolation structure. The semiconductor isolation structure includes a substrate. A first device and a second device are formed within the

substrate. An isolation region is formed within the substrate between the first device and the second device. The isolation region includes an deep region which extends into the substrate. The deep region includes an oxide. A shallow region extends to the surface of the substrate. The shallow region includes a protective wall. The protective wall can be formed from an oxide and a
5 nitride.

A third embodiment includes method of forming an isolation structure within a substrate. The method includes forming a trench in the substrate. A protective wall layer is formed within the trench. A bottom portion of the protective wall layer is removed exposing a surface of the substrate. The exposed surface of the substrate is directly oxidized. Finally, the trench is filled with an isolation material. The isolation material can be an oxide.

A fourth embodiment is similar to the third embodiment. The the step of removing a bottom portion of the protective wall layer exposing a surface of the substrate of the fourth embodiment includes removing the bottom portion of the protective wall layer exposing the substrate, and forming a second trench in the exposed substrate forming an exposed surface.

Other aspects and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating
20 by way of example the principles of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 shows a prior art LOCOS isolation structure.

5

Figure 2 shows a prior art trench isolation structure

Figure 3 shows an embodiment of the invention.

Figure 4 shows a substrate in which an oxide layer and a nitride layer have been deposited.

Figure 5 shows a first trench having been etched through the oxide layer, the nitride layer and into the substrate.

Figure 6 shows an oxide layer grown on a substrate surface exposed during the formation of the first trench.

Figure 7 shows the nitride layer and the oxide layer having been etched at the bottom of the first trench.

20

Figure 8 shows the exposed substrate at the bottom of the first trench having been directly oxidized.

Figure 9 shows the first trench having been filled with an oxide and then polished down to the surface of the substrate.

Figure 10 shows the trench formed by the processing step of Figure 7, in which a second 5 trench is etched further into the exposed substrate at the bottom of the first trench.

Figure 11 shows the exposed substrate at the bottom of the second trench having been directly oxidized.

Figure 12 the first trench and the second trench having been filled with an oxide and then 10 polished down to the surface of the substrate 300.

DETAILED DESCRIPTION

As shown in the drawings for purposes of illustration, the invention is embodied 15 in a method and structure for isolating active device regions of a substrate. The isolation structure of the invention provides for an isolation structure which is deeper than LOCOS or trench isolation structures. The isolation structure includes a unique shape which increase the isolation provided by the isolation structure.

Figure 3 shows an embodiment of the invention. This embodiment includes a isolation 20 region formed in a substrate 300. The isolation region includes an deep region 308 and a

shallow region 306. Generally, the isolation region is formed between active device regions 302, 304 of the substrate 300.

5 The shallow region 306 extends to the surface of the substrate 300. The shallow region 306 includes a wall which generally includes a first wall material 320 and a second wall material 330. The existence of the wall is a result of the unique processing steps used to form the isolation region. The unique processing steps provide the unique structure of the isolation region according to the invention. The presence of the wall allow for formation of a deeper isolation region than prior art LOCOS and prior art trench isolation structures.

0
15
30
45
60
75
90
105
120
135
150
165
180
195
210
225
240
255
270
285
295
310
325
340
355
370
385
395
410
425
440
455
470
485
500
515
530
545
560
575
590
605
620
635
650
665
680
695
710
725
740
755
770
785
795
810
825
840
855
870
885
895
910
925
940
955
970
985
995
1010
1025
1040
1055
1070
1085
1095
1105
1115
1125
1135
1145
1155
1165
1175
1185
1195
1205
1215
1225
1235
1245
1255
1265
1275
1285
1295
1305
1315
1325
1335
1345
1355
1365
1375
1385
1395
1405
1415
1425
1435
1445
1455
1465
1475
1485
1495
1505
1515
1525
1535
1545
1555
1565
1575
1585
1595
1605
1615
1625
1635
1645
1655
1665
1675
1685
1695
1705
1715
1725
1735
1745
1755
1765
1775
1785
1795
1805
1815
1825
1835
1845
1855
1865
1875
1885
1895
1905
1915
1925
1935
1945
1955
1965
1975
1985
1995
2005
2015
2025
2035
2045
2055
2065
2075
2085
2095
2105
2115
2125
2135
2145
2155
2165
2175
2185
2195
2205
2215
2225
2235
2245
2255
2265
2275
2285
2295
2305
2315
2325
2335
2345
2355
2365
2375
2385
2395
2405
2415
2425
2435
2445
2455
2465
2475
2485
2495
2505
2515
2525
2535
2545
2555
2565
2575
2585
2595
2605
2615
2625
2635
2645
2655
2665
2675
2685
2695
2705
2715
2725
2735
2745
2755
2765
2775
2785
2795
2805
2815
2825
2835
2845
2855
2865
2875
2885
2895
2905
2915
2925
2935
2945
2955
2965
2975
2985
2995
3005
3015
3025
3035
3045
3055
3065
3075
3085
3095
3105
3115
3125
3135
3145
3155
3165
3175
3185
3195
3205
3215
3225
3235
3245
3255
3265
3275
3285
3295
3305
3315
3325
3335
3345
3355
3365
3375
3385
3395
3405
3415
3425
3435
3445
3455
3465
3475
3485
3495
3505
3515
3525
3535
3545
3555
3565
3575
3585
3595
3605
3615
3625
3635
3645
3655
3665
3675
3685
3695
3705
3715
3725
3735
3745
3755
3765
3775
3785
3795
3805
3815
3825
3835
3845
3855
3865
3875
3885
3895
3905
3915
3925
3935
3945
3955
3965
3975
3985
3995
4005
4015
4025
4035
4045
4055
4065
4075
4085
4095
4105
4115
4125
4135
4145
4155
4165
4175
4185
4195
4205
4215
4225
4235
4245
4255
4265
4275
4285
4295
4305
4315
4325
4335
4345
4355
4365
4375
4385
4395
4405
4415
4425
4435
4445
4455
4465
4475
4485
4495
4505
4515
4525
4535
4545
4555
4565
4575
4585
4595
4605
4615
4625
4635
4645
4655
4665
4675
4685
4695
4705
4715
4725
4735
4745
4755
4765
4775
4785
4795
4805
4815
4825
4835
4845
4855
4865
4875
4885
4895
4905
4915
4925
4935
4945
4955
4965
4975
4985
4995
5005
5015
5025
5035
5045
5055
5065
5075
5085
5095
5105
5115
5125
5135
5145
5155
5165
5175
5185
5195
5205
5215
5225
5235
5245
5255
5265
5275
5285
5295
5305
5315
5325
5335
5345
5355
5365
5375
5385
5395
5405
5415
5425
5435
5445
5455
5465
5475
5485
5495
5505
5515
5525
5535
5545
5555
5565
5575
5585
5595
5605
5615
5625
5635
5645
5655
5665
5675
5685
5695
5705
5715
5725
5735
5745
5755
5765
5775
5785
5795
5805
5815
5825
5835
5845
5855
5865
5875
5885
5895
5905
5915
5925
5935
5945
5955
5965
5975
5985
5995
6005
6015
6025
6035
6045
6055
6065
6075
6085
6095
6105
6115
6125
6135
6145
6155
6165
6175
6185
6195
6205
6215
6225
6235
6245
6255
6265
6275
6285
6295
6305
6315
6325
6335
6345
6355
6365
6375
6385
6395
6405
6415
6425
6435
6445
6455
6465
6475
6485
6495
6505
6515
6525
6535
6545
6555
6565
6575
6585
6595
6605
6615
6625
6635
6645
6655
6665
6675
6685
6695
6705
6715
6725
6735
6745
6755
6765
6775
6785
6795
6805
6815
6825
6835
6845
6855
6865
6875
6885
6895
6905
6915
6925
6935
6945
6955
6965
6975
6985
6995
7005
7015
7025
7035
7045
7055
7065
7075
7085
7095
7105
7115
7125
7135
7145
7155
7165
7175
7185
7195
7205
7215
7225
7235
7245
7255
7265
7275
7285
7295
7305
7315
7325
7335
7345
7355
7365
7375
7385
7395
7405
7415
7425
7435
7445
7455
7465
7475
7485
7495
7505
7515
7525
7535
7545
7555
7565
7575
7585
7595
7605
7615
7625
7635
7645
7655
7665
7675
7685
7695
7705
7715
7725
7735
7745
7755
7765
7775
7785
7795
7805
7815
7825
7835
7845
7855
7865
7875
7885
7895
7905
7915
7925
7935
7945
7955
7965
7975
7985
7995
8005
8015
8025
8035
8045
8055
8065
8075
8085
8095
8105
8115
8125
8135
8145
8155
8165
8175
8185
8195
8205
8215
8225
8235
8245
8255
8265
8275
8285
8295
8305
8315
8325
8335
8345
8355
8365
8375
8385
8395
8405
8415
8425
8435
8445
8455
8465
8475
8485
8495
8505
8515
8525
8535
8545
8555
8565
8575
8585
8595
8605
8615
8625
8635
8645
8655
8665
8675
8685
8695
8705
8715
8725
8735
8745
8755
8765
8775
8785
8795
8805
8815
8825
8835
8845
8855
8865
8875
8885
8895
8905
8915
8925
8935
8945
8955
8965
8975
8985
8995
9005
9015
9025
9035
9045
9055
9065
9075
9085
9095
9105
9115
9125
9135
9145
9155
9165
9175
9185
9195
9205
9215
9225
9235
9245
9255
9265
9275
9285
9295
9305
9315
9325
9335
9345
9355
9365
9375
9385
9395
9405
9415
9425
9435
9445
9455
9465
9475
9485
9495
9505
9515
9525
9535
9545
9555
9565
9575
9585
9595
9605
9615
9625
9635
9645
9655
9665
9675
9685
9695
9705
9715
9725
9735
9745
9755
9765
9775
9785
9795
9805
9815
9825
9835
9845
9855
9865
9875
9885
9895
9905
9915
9925
9935
9945
9955
9965
9975
9985
9995
10005
10015
10025
10035
10045
10055
10065
10075
10085
10095
100105
100115
100125
100135
100145
100155
100165
100175
100185
100195
100205
100215
100225
100235
100245
100255
100265
100275
100285
100295
100305
100315
100325
100335
100345
100355
100365
100375
100385
100395
100405
100415
100425
100435
100445
100455
100465
100475
100485
100495
100505
100515
100525
100535
100545
100555
100565
100575
100585
100595
100605
100615
100625
100635
100645
100655
100665
100675
100685
100695
100705
100715
100725
100735
100745
100755
100765
100775
100785
100795
100805
100815
100825
100835
100845
100855
100865
100875
100885
100895
100905
100915
100925
100935
100945
100955
100965
100975
100985
100995
1001005
1001015
1001025
1001035
1001045
1001055
1001065
1001075
1001085
1001095
1001105
1001115
1001125
1001135
1001145
1001155
1001165
1001175
1001185
1001195
1001205
1001215
1001225
1001235
1001245
1001255
1001265
1001275
1001285
1001295
1001305
1001315
1001325
1001335
1001345
1001355
1001365
1001375
1001385
1001395
1001405
1001415
1001425
1001435
1001445
1001455
1001465
1001475
1001485
1001495
1001505
1001515
1001525
1001535
1001545
1001555
1001565
1001575
1001585
1001595
1001605
1001615
1001625
1001635
1001645
1001655
1001665
1001675
1001685
1001695
1001705
1001715
1001725
1001735
1001745
1001755
1001765
1001775
1001785
1001795
1001805
1001815
1001825
1001835
1001845
1001855
1001865
1001875
1001885
1001895
1001905
1001915
1001925
1001935
1001945
1001955
1001965
1001975
1001985
1001995
1002005
1002015
1002025
1002035
1002045
1002055
1002065
1002075
1002085
1002095
1002105
1002115
1002125
1002135
1002145
1002155
1002165
1002175
1002185
1002195
1002205
1002215
1002225
1002235
1002245
1002255
1002265
1002275
1002285
1002295
1002305
1002315
1002325
1002335
1002345
1002355
1002365
1002375
1002385
1002395
1002405
1002415
1002425
1002435
1002445
1002455
1002465
1002475
1002485
1002495
1002505
1002515
1002525
1002535
1002545
1002555
1002565
1002575
1002585
1002595
1002605
1002615
1002625
1002635
1002645
1002655
1002665
1002675
1002685
1002695
1002705
1002715
1002725
1002735
1002745
1002755
1002765
1002775
1002785
1002795
1002805
1002815
1002825
1002835
1002845
1002855
1002865
1002875
1002885
1002895
1002905
1002915
1002925
1002935
1002945
1002955
1002965
1002975
1002985
1002995
1003005
1003015
1003025
1003035
1003045
1003055
1003065
1003075
1003085
1003095
1003105
1003115
1003125
1003135
1003145
1003155
1003165
1003175
1003185
1003195
1003205
1003215
1003225
1003235
1003245
1003255
1003265
1003275
1003285
1003295
1003305
1003315
1003325
1003335
1003345
1003355
1003365
1003375
1003385
1003395
1003405
1003415
1003425
1003435
1003445
1003455
1003465
1003475
1003485
1003495
1003505
1003515
1003525
1003535
1003545
1003555
1003565
1003575
1003585
1003595
1003605
1003615
1003625
1003635
1003645
1003655
1003665
1003675
1003685
1003695
1003705
1003715
1003725
1003735
1003745
1003755
1003765
1003775
1003785
1003795
1003805
1003815
1003825
1003835
1003845
1003855
1003865
1003875
1003885
1003895
1003905
1003915
1003925
1003935
1003945
1003955
1003965
1003975
1003985
1003995
1004005
1004015
1004025
1004035
1004045
1004055
1004065
1004075
1004085
1004095
1004105
1004115
1004125
1004135
1004145
1004155
1004165
1004175
1004185
1004195
1004205
1004215
1004225
1004235
1004245
1004255
1004265
1004275
1004285
1004295
1004305
1004315
1004325
1004335
1004345
1004355
1004365
1004375
1004385
1004395
1004405
1004415
1004425
1004435
1004445
1004455
1004465
1004475
1004485
1004495
1004505
1004515
1004525
1004535
1004545
1004555
1004565
1004575
1004585
1004595
1004605
1004615
1004625
1004635
1004645
1004655
1004665
1004675
1004685
1004695
1004705
1004715
1004725
1004735
1004745
1004755
1004765
1004775
1004785
1004795
1004805
1004815
1004825
1004835
1004845
1004855
1004865
1004875
1004885
1004895
1004905
1004915
1004925
1004935
1004945
1004955
1004965
1004975
1004985
1004995
1005005
1005015
1005025
1005035
1005045
1005055
1005065
1005075
1005085
1005095
1005105
1005115
1005125
1005135
1005145
1005155
1005165
1005175
1005185
1005195
1005205
1005215
1005225
1005235
1005245
1005255
1005265
1005275
1005285
1005295
1005305
1005315
1005325
1005335
1005345
1005355
1005365
1005375
1005385
1005395
1005405
1005415
1005425
1005435
1005445
1005455
1005465
1005475
1005485
1005495
1005505
1005515
1005525
1005535
1005545
1005555
1005565
1005575
1005585
1005595
1005605
1005615
1005625
1005635
1005645
1005655
1005665
1005675
1005685
1005695
1005705
1005715
1005725
1005735
1005745
1005755
1005765
1005775
1005785
1005795
1005805
1005815
1005825
1005835
1005845
1005855
1005865
1005875
1005885
1005895
1005905
1005915
1005925
1005935
1005945
1005955
1005965
1005975
1005985
1005995
1006005
1006015
1006025
1006035
1006045
1006055
1006065
1006075
1006085
1006095
1006105
1006115
1006125
1006135
1006145
1006155
1006165
1006175
1006185
1006195
1006205
1006215
1006225
1006235
1006245
1006255
1006265
1006275
1006285
1006295
1006305
1006315
1006325
1006335
1006345
1006355
1006365
1006375
1006385
1006395
1006405
1006415
1006425
1006435
1006445
1006455
1006465
1006475
1006485
1006495
1006505
1006515
1006525
1006535
1006545
1006555
1006565
1006575
1006585
1006595
1006605
1006615
1006625
1006635
1006645
1006655
1006665
1006675
1006685
1006695
1006705
1006715
1006725
1006735
1006745
1006755
1006765
1006775
1006785
1006795
1006805
1006815
1006825
1006835
1006845
1006855
1006865
1006875
1006885
1006895
1006905
1006915
1006925
1006935
1006945
1006955
1006965
1006975
1006985
1006995
1007005
1007015
1007025
1007035
1007045
1007055
1007065
1007075
1007085
1007095
1007105
1007115
1007125
1007135
1007145
1007155
1007165
1007175
1007185
1007195
1007205
1007215
1007225
1007235
1007245
1007255
1

The formation of the deep region 308 provides for a deeper isolation structure than presently existing isolation structures. In addition, the deep region 308 includes a deep region cross-sectional area 335 which can be larger than a shallow region cross-sectional area 337 of the shallow region 306. The deep region cross-sectional area 335 of the deep region 308 being larger than the shallow region cross-sectional area 337 of the shallow region 304 improves the isolation between the active device regions 302, 304.

A dashed line 340 of Figure 3 shows the path of leakage current between a p-doped active device region 304 and a P-type substrate 300. Without the unique wide deep region cross-sectional area 335 of the deep region 308 of the invention, the length of the dashed line 340 representing the path of the leakage current would be much shorter. The result being reduced isolation between the active device regions 302, 304.

The embodiment shown in Figure 3 includes a P-type substrate, an N-well, a P-well, a p-doped active device region 304 and an n-doped active device region 304. This configuration is shown merely as an example of the type of active device regions the isolation structure according to the invention can be used to isolate. The isolation structure of the invention can be used to isolate other types of active device regions as well.

Figures 4-9 show processing steps which may be used to form the embodiment shown in Figure 3.

Figure 4 shows a substrate 300 in which a silicon oxide layer 410 has been thermally grown and a silicon nitride layer 420 has been deposited. Thermally growing silicon oxide is well known in the art of semiconductor processing. The silicon nitride layer is deposited through a low pressure chemical vapor deposition (LPCVD) process. LPCVD is well known in the art of semiconductor processing.

Figure 5 shows a trench 510 having been etched through the oxide layer 410, the nitride layer 420 and into the substrate 300. The shape and location of the trench are determined through photo lithography. Photo lithography generally includes the deposition and removal of a resist layer. Photo lithography is well known in the art of semiconductor processing.

Figure 6 shows an oxide layer 610 grown on a surface of the substrate 300 exposed during the formation of the trench 510. A nitride layer 620 is deposited over the oxide layer 610 and the nitride layer 420. Again, the oxide layer 610 is thermally grown. The nitride layer 620 is generally deposited using LPCVD.

Figure 7 shows the nitride layer 620 and the oxide layer 610 having been etched exposing the bottom of the trench 510. The oxide layer 610 is generally dry etched.

Figure 8 shows the exposed substrate at the bottom of the trench having been directly oxidized. Again, the direct oxidation is typically thermally grown.

Figure 9 shows the trench having been filled with an oxide 910 and then polished down to the surface of the substrate 300. The remaining portions of the nitride layer 620 and the oxide layer 610 form shallow region walls 920, 930. The oxide 910 is generally deposited by LPCVD. The oxide 910 is polished by a chemical mechanical polish (CMP) process. The shallow region wall 920 corresponds with the second wall material 330 of the embodiment shown in Figure 3. The shallow region wall 930 corresponds with the first wall material 320 of the embodiment shown in Figure 3.

Figures 10-12 show the processing steps of an alternate embodiment of the invention.

Figure 10 shows the trench formed by the processing step of Figure 7, in which a second trench 1010 is etched further into the exposed substrate at the bottom of the original trench. Again, the shape and location of the second trench 1010 are determined through photo lithography. The second trench 1010 is generally formed by a dry etch process.

Figure 11 shows the exposed substrate at the bottom of the second trench 1010 having been directly oxidized. Again, the direct oxidation is typically thermally grown.

Figure 12 both trenches 510, 1010 having been filled with an oxide 1210 and then polished down to the surface of the substrate 300. The remaining portions of the nitride layer and the oxide layer 610 form shallow region walls 1220, 1230. The oxide 1210 is generally deposited by LPCVD. The oxide 1210 is polished by a chemical mechanical polish (CMP)

process. The shallow region wall 1220 corresponds with the second wall material 330 of the embodiment shown in Figure 3. The shallow region wall 1230 corresponds with the first wall material 320 of the embodiment shown in Figure 3.

5 Although specific embodiments of the invention have been described and illustrated, the invention is not to be limited to the specific forms or arrangements of parts so described and illustrated. The invention is limited only by the claims.

09217740.122198

What is claimed:

1 1. A semiconductor isolation structure comprising:
2 a substrate, the substrate comprising a surface;
3 a first device and a second device formed within the substrate;
4 an isolation region formed within the substrate between the first device and the second
5 device, the isolation region comprising:
6 a deep region which extends into the substrate, the deep region comprising a deep
7 region cross-sectional area;
8 a shallow region which extends to the surface of the substrate, the shallow region
9 comprising a shallow region cross-sectional area; wherein
10 the deep region cross-sectional area is greater than the shallow region cross-
11 sectional area.

1 2. The semiconductor isolation structure as recited in claim 1, wherein the isolation region
2 comprises an oxide.

1 3. The semiconductor isolation structure as recited in claim 1, wherein the shallow region
2 comprises a protective outer wall adjacent to the substrate.

1 4. The semiconductor isolation structure as recited in claim 1, wherein the protective outer wall
2 comprises a layer of Nitride.

1 5. A semiconductor isolation structure comprising:
2 a substrate, the substrate comprising a surface;
3 a first device and a second device formed within the substrate;
4 an isolation region formed within the substrate between the first device and the second
5 device, the isolation region comprising:
6 a deep region which extends into the substrate, the deep region comprising an
7 oxide;
8 a shallow region which extends to the surface of the substrate, the shallow region
9 comprising a protective wall.

1 6. The semiconductor isolation structure of claim 5, in which the protective wall comprises an
2 oxide wall and a nitride wall.

1 7. A method of forming an isolation structure within a substrate, the method comprising:
2 forming a trench in the substrate;
3 forming a protective wall layer within the trench;
4 removing a bottom portion of the protective wall layer exposing a surface of the
5 substrate;
6 directly oxidizing the exposed surface of the substrate;
7 filling the trench with oxide; and
8 polishing the oxide.

1 8. The method of forming an isolation structure within a substrate of claim 7, wherein the step of
2 forming a protective wall within the trench comprises:
3 growing an oxide layer on a surface of the trench; and
4 depositing a nitride layer over the oxide layer.

1 9. The method of forming an isolation structure within a substrate of claim 7, wherein the step of
2 removing a bottom portion of the protective wall layer exposing a surface of the substrate
3 comprises:
4 removing a bottom portion of the protective wall layer exposing the substrate; and
5 forming a second trench in the exposed substrate forming an exposed surface.

0961260-122340

ABSTRACT

A semiconductor isolation structure. The semiconductor isolation structure includes a substrate. A first device and a second device are formed within the substrate. An isolation region is formed within the substrate between the first device and the second device. The isolation region includes a deep region which extends into the substrate. The deep region includes a deep region cross-sectional area. A shallow region extends to the surface of the substrate. The shallow region includes a shallow region cross-sectional area. The deep region cross-sectional area is greater than the shallow region cross-sectional area. For an alternate embodiment, the deep region includes an oxide and the shallow region includes a protective wall. The protective wall can be formed from an oxide and a nitride.

0407219850
10
0407219850
5




Figure 1 (Prior Art)

059077422198




Figure 2 (Prior Art)




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9

09217740 122198




Figure 10




Figure 11




Figure 12

DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATIONATTORNEY DOCKET NO. 10961260-1

As a below named inventor, I hereby declare that:

My residence/post office address and citizenship are as stated below next to my name:

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Local Oxidation Of A Sidewall Sealed Shallow Trench For Providing Isolation Between Devices Of A Substrate

the specification of which is attached hereto unless the following box is checked:

() was filed on _____ as US Application Serial No. or PCT International Application Number _____ and was amended on _____ (if applicable).

I hereby state that I have reviewed and understood the contents of the above-identified specification, including the claims, as amended by any amendment(s) referred to above. I acknowledge the duty to disclose all information which is material to patentability as defined in 37 CFR 1.56.

Foreign Application(s) and/or Claim of Foreign Priority

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor(s) certificate listed below and have also identified below any foreign application for patent or inventor(s) certificate having a filing date before that of the application on which priority is claimed:

COUNTRY	APPLICATION NUMBER	DATE FILED	PRIORITY CLAIMED UNDER 35 U.S.C. 119
			YES: <input type="checkbox"/> NO: <input type="checkbox"/>
			YES: <input type="checkbox"/> NO: <input type="checkbox"/>

Provisional Application

I hereby claim the benefit under Title 35, United States Code Section 119(e) of any United States provisional application(s) listed below:

APPLICATION SERIAL NUMBER	FILING DATE

U. S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION SERIAL NUMBER	FILING DATE	STATUS (patented/pending/abandoned)

POWER OF ATTORNEY:

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) listed below to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Brian R. Short

Herbert R. Schulze

Ian Hardcastle

Timothy Rex Croll

Reg. No. 41,309

Reg. No. 30,682

Reg. No. 34,075

Reg. No. 36,771

Send Correspondence to:	Direct Telephone Calls To:
IP Administration	
Legal Department, 208N	Brian R. Short
HEWLETT-PACKARD COMPANY	(650) 857-6021
P.O. Box 10301	
Palo Alto, California 94303-0890	

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Inventor: Min Cao Citizenship: CNResidence: 101 Laurel Way Mountain View, California 94040Post Office Address: Same As ResidenceInventor's Signature: Min Cao Date: 12/17/98

DECLARATION AND POWER OF ATTORNEY
FOR PATENT APPLICATION (continued)

ATTORNEY DOCKET NO. 10961260-1

Full Name of # 2 joint inventor: Paul J. Vande Voorde Citizenship: US

Residence: 168 Arbor Lane San Mateo, California 94403

Post Office Address: Same As Residence

Paul J. Vande Voorde 12/17/98
Inventor's Signature Date

Full Name of # 3 joint inventor: Wayne M. Greene Citizenship: US

Residence: 144 Hillbrook Drive, Los Gatos, California 95032

Post Office Address: Same as residence

Wayne M. Greene 12/16/98
Inventor's Signature Date

Full Name of # 4 joint inventor: Malahat Tavassoli Citizenship: US

Residence: 377 Lunada Drive, Los Altos, California 94022

Post Office Address: Same as residence

Malahat Tavassoli 12/17/98
Inventor's Signature Date

Full Name of # 5 joint inventor: _____ Citizenship: _____

Residence: _____

Post Office Address: _____

Inventor's Signature _____ Date _____

Full Name of # 6 joint inventor: _____ Citizenship: _____

Residence: _____

Post Office Address: _____

Inventor's Signature _____ Date _____

Full Name of # 7 joint inventor: _____ Citizenship: _____

Residence: _____

Post Office Address: _____

Inventor's Signature _____ Date _____

Full Name of # 8 joint inventor: _____ Citizenship: _____

Residence: _____

Post Office Address: _____

Inventor's Signature _____ Date _____